

5-day Workshop: 01st – 05th July 2024

Introduction to FPGA: Hands-On with Intel development board DE2i-150 using Quartus & ModelSim

REPORT

The Electronics & Communication Engineering Department at Lingaya's Vidyapeeth organized a five-day online workshop from 1/7/2024 to 5/7/2024, with the following day (6/7/2024) for an online assessment test as part of the Value-Added Courses (VAC).

The main objective of this workshop was to introduce the delegates to Programming of FPGAs in Verilog and to get hands-on with Quartus II, an EDA Tool, and an FPGA: Intel development board DE2i-150, thus, promoting research in the VLSI domain. The event was attended by delegates from both universities and Industries, around 41 delegates registered for this workshop.

The sessions were delivered by experts from Lingaya's Vidyapeeth: Dr. Javalkar Dinesh Kumar (HoD, ECE) Dr. Namrata Bansal (Assistant professor, ECE), and Mr. Jayaraj V S (Assistant Professor, ECE).

Day 1:

Session 1: Session began with an introductory talk by Dr. Javalkar Dinesh Kumar on "Introduction to FPGAs". During his delivery, he introduced FPGAs and then compared various programmable devices, namely, CPLDs, ASICs and FPGAs. He concluded the talk by emphasizing the importance of gaining knowledge in the field of programming FPGAs and their scope in Industries.

Session 2: Mr. Jayaraj V S introduced the participants to the Electronic Design Automation Tool to be used during the Workshop, i.e., Quartus II by Altera, now Intel. He described the steps to follow for software installation and to procure free license from Intel (required for running all modules of the software). Later in the session, he also introduced the participants to the "Basics of programming in Verilog".

Day 2:

Session 1: Dr. Namrata Bansal introduced the participants to the various modeling schemes in digital system designing. She demonstrated these schemes by writing Verilog Codes for the electronic design building blocks – logic gates. During her presentation, she verified the functionality of the codes using ModelSim simulation software using ‘Forced’ inputs, and concluded by introducing the need for Test Benches to verify the design functionality.

Session 2: Mr. Jayaraj V S introduced the concept of Modular Programming and the need for it. He supported this concept by giving a few design examples, showing how modular programming can be useful in building neat codes.

Day 3:

Session 1: Dr. Namrata Bansal built upon the previous session on modular programming, and demonstrated how to design various combinational logics in Verilog. She introduced the working and coding of *MUX 2:1* and went on to design basic logic gates and *4:1 mux* using *MUX 2:1*.

Session 2: Mr. Jayaraj V S introduced the FPGA board – *Intel Altera DE2i-150*, to the delegates. He presented the *Pin Planning* concepts and pin assignment procedure required to program the FPGA board using the Verilog codes, allowing access to the switches, Red and Green LEDs, the 7-segment displays and inbuilt clock-circuitry.

Day 4:

Session 1: Moving on to sequential circuits, Dr. Namrata Bansal demonstrated the working of various Flip-Flops and how to behavior code them in Verilog; she showcased how to code various designs from their Truth tables using SR, D, JK and T Flip-flops as examples.

Session 2: Mr. Jayaraj V S demonstrated the working of Counters, writing the Codes for a Ring counter and Johnson Up/Down counters.

In both sessions (and henceforth), the FPGA board was programmed for each digital design and used to verify their functionality. The clock-timing difference was exhibited through these codes.

Day 5:

Session 1: Dr. Namrata Bansal explained the working of complex structures like 4 Bit Asynchronous Up/counters and 4 Bit Synchronous Up/counters, and wrote their codes using T Flip-flop and other basic logic gates.


Session 2: Ramping up the complexity of designs, Mr. Jayaraj V S demonstrated the working and coding of a 2x1 Vedic multiplier. Later in the session, he introduced the concept of FSMs and wrote the code demonstrating Mealy 1010 sequence detector and Moore 1010 sequence detector.

Day 6:

An online quiz comprising of questions covering the entire discussed topics was conducted through Google forms. The smooth conduction of this exam was possible due to smooth co-operation of Mr. Deepak Kumar (IT department).

The Online Workshop was conducted using the Microsoft Teams Platform, and the recording of all sessions were made available to the participants.

Workshop Screen shots and Pictures



The screenshot displays a Microsoft Teams meeting interface. At the top, the meeting duration is 01:03:27. The toolbar includes icons for Take control, Pop out, Chat, Q&A, People (31), Raise, React, View, Rooms, Apps, More, Camera, Mic, Share, and Leave. Below the toolbar, a row of participant avatars is visible, including DJ, PK, 2, 2, RK, NB, DT, RS, RR, and JV. The main content area shows a presentation slide titled "IIVDT Input Output Block". The slide features a block diagram with the following components: "Input From Core", "Output Clcking", "Input To Core", "Input Clcking", "Programmable Delay", "Tri-State Control", and "Pad". The diagram is set against a yellow background with a green grid pattern. The footer of the slide reads "Indian Institute of VLSI Design and Training". The Teams interface also shows a slide navigation pane on the left and a status bar at the bottom with the name "Dinesh Javalkar" and system icons.

01:46:15

Chat Q&A People Raise React View Apps More Camera Mic Share Leave

RK NB PK AK MS RR 2 JV

On hold Namrata Bansal praveen ku... Atul Kumar... MANISH SI... Ritik Rana... 21ECXSL IU... View all

Participants

Type a name

Share invite

Presenters (2) Mute all

- JV Jayaraj VS Organizer
- NB Namrata Bansal Organizer

Attendees (11)

- 21EC48CL (Unverified)
- 2 21ECXSL (Unverified)
- AK Atul Kumar (External)
- MB Barva, Muskan (External)
- H2 Himanshu Kumar ... (Unverified)
- MS MANISH SINGH (22Ec25CI)
- MS manjinder singh s... (Unverified)

USD/INR +0.03%

11:39 02-07-2024

01:46:15

Chat Q&A People Raise React View Apps More Camera Mic Share Leave

2 JV MS SD 2C 2S DT NB

22EC23CL L... Jayaraj VS manjinder... Suresh Dal... 23PGE01... 21EC37CL... Dr. Shikha... View all

Participants

Type a name

Share invite

Presenters (2) Mute all

- NB Namrata Bansal Organizer
- JV Jayaraj VS Organizer

Attendees (10)

- 21EC34CL (Unverified)
- 21EC37CL (... (Unverified) Leaving...
- 25 21EC37CL Shanker... (Unverified)
- 21EC90CL (Unverified)
- 21ECXSL (Unverified)
- 22EC23CL (Unverified)
- 22Ec25CI (Unverified)
- 22EC31CL (Unverified)

Jayaraj VS

10:43

34:17

Pop out Chat Q&A People Raise React View Rooms Apps More Camera Mic Share Leave

NB DA SD MS MS AK PK 2 2S ... JV

Namrata Bansal Dr. Shikha... Suresh Da... MANISH S... manjinder ... Atul Kuma... praveen k... 22pgec02... 21EC37CL... View all

Quartus II 64-bit - C:\jaya\13\Verilog_Codes\Proj16_Up-down_AsynchCounter\ripple_updown_counter - ripple_updown_counter

```

10 assign B = ~updown;
11
12 clockdivider uut1 (clk, clk_out);
13
14 T_FF uut2 (.T(1'b1), .clk(clk_out), Q(q0), Qb(qn0));
15 and(C,B,q0);
16 and(D, A, qn0);
17 or (E, C, D);
18 T_FF uut3 (.T(1'b1), .clk(E), Q(q1), Qb(qn1));
19 and(F,B,q1);
20 and(G, A, qn1);
21 or (H, F, G);
22 T_FF uut4 (.T(1'b1), .clk(H), Q(q2), Qb(qn2));
23 and(I, q2, B);
24 and(J, A, qn2);
25 or (K, I, J);
26 T_FF uut4 (.T(1'b1), .clk(clk_out), Q(q0), Qb(qn0));
27
28 assign Qout = {q3};

```

Asynchronous Counter using T-Flipflop

add notes

Stop sharing

Search

01:38:57

Chat Q&A People Raise React View Apps More Camera Mic Share Leave

JV 2 MS V2 SD MS PK NB

Jayeraj VS 22PGEC02... MANISH SL... Vishal 21EC... Suresh Dal... manjinder ... praveen ku... View all

Participants

Type a name

Share invite

- 21EC37CL (Unverified)
- 22PGEC02 (Unverified)
- 23PGEC01 Teena Chopra
- AK Atul Kumar (External)
- H2 HIMANSHU KUM... (Unverified)
- MS MANISH SINGH (2... (Unverified)
- MS manjinder singh sallan
- PK praveen kumar (External)

Jayeraj VS

Search

01:24:48

Chat Q&A People Raise React View Apps More Camera Mic Share Leave

```

1 //using standard Behavioral Model
2
3 module ring_counters_101_01_01_01
4 input clk, rst;
5 output reg [31:0] q;
6
7 wire count_clk;
8
9 always @ (posedge count_clk)
10 begin
11   if (rst == 1)
12     begin
13       q <= 0;
14     end
15   else
16     begin
17       q <= q + 1;
18     end
19 end
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

Participants

Type a name

Share invite

Presenters (2) Mute all

- NB Namrata Bansal Organizer
- JV Jayaraj VS Organizer

Attendees (17)

- 2S 21EC37CL Shanker... (Unverified)
- 2N 21EC39CL Naveen (Unverified)
- 2 21EC88CL (Unverified) Leaving...
- 2 21EC88CL (Unverified)
- 2 21ECXSL (Unverified)

38° Search

11:09 AM 04-07-2024

Stay in the know. Turn on desktop notifications. Turn on X

01:13:39

Chat Q&A People Raise React View Apps More Camera Mic Share Leave

```

27 begin
28   if (rst == 1)
29     begin
30       count_clk <= 0;
31       count_stages <= 0;
32     end
33   else
34     begin
35       count_clk <= count_clk + 1;
36       count_stages <= count_stages + 1;
37     end
38 end
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

Participants

Type a name

Share invite

Presenters (2) Mute all

- NB Namrata Bansal Organizer
- JV Jayaraj VS Organizer

Attendees (17)

- 2S 21EC37CL Shanker... (Unverified)
- 2N 21EC39CL Naveen (Unverified)
- 2 21EC41CL (Unverified)
- 2 22PGEC02 (Unverified)
- 2C 23PGEC01 Teena C... (Unverified)

11:57 AM 05-07-2024

